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Abstract 
Heterostructures of two-dimensional (2D) and three-dimensional (3D) materials form efficient 
devices for utilizing the properties of both classes of materials. Graphene/silicon (G/Si) 
Schottky diodes have been studied extensively with respect to their optoelectronic properties. 
Here, we introduce a method to analyze measured capacitance-voltage (C-V) data of G/Si 
Schottky diodes connected in parallel with G / silicon dioxide / Si (GIS) capacitors. We also 
demonstrate the accurate extraction of the built-in potential (Фbi) and the Schottky barrier height 
(SBH) from the measurement data independent of the Richardson constant. 
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Introduction: 
Heterostructures of two- and three-dimensional materials have been proposed for various 
technological applications thanks to their simple device architecture, excellent reproducibility 
and easy fabrication. Heterostructures of Graphene (G) and silicon (Si) can form Schottky 
diodes and have been demonstrated in different electronic devices, such as chemical and 
biological sensors[1–3], rectifiers[4], solar cells[5–8] and photodetectors[9–24]. Their thorough 
characterization is an important subject for the graphene device research community. In 
particular, it is essential to define precise methods for electrical characterization of the Schottky 
junctions in order to understand the current transport mechanism in G/Si Schottky diodes, 
including their similarities and differences with conventional semiconductor technology. To 
this end, a number of theoretical and experimental studies have been carried out on G/Si 
Schottky junctions [19–30]. Important diode parameters such as ideality factor (n), Schottky 
barrier height (SBH) and series resistance (RS) have been obtained from current-voltage (I-V) 
and capacitance-voltage (C-V) measurement techniques. Many of these studies have reported 
varying values for n, SBH and RS[19–27]. The variations are often attributed to different 
measurement and fabrication techniques. We have demonstrated in our previous work[22] that 
in G/Si diodes, the Schottky junction is typically connected in parallel to a graphene / silicon 
dioxide / silicon area, that have been termed graphene / insulator / semiconductor (GIS) region. 
This GIS region is essentially a metal-insulator-semiconductor (MIS) capacitor[22]. The detailed 
role of this parallel GIS capacitor has frequently been neglected when analyzing the electrical 
characteristics of the G/Si diodes. 
In this work, we introduce a method for accurate C-V characterization of G/Si 
heterojunctions with a parallel GIS capacitor. To evaluate the effect of the GIS capacitor, we 
performed C-V measurements at small AC signal on G/n-Si Schottky diodes with varying 
dimensions of the GIS region and on a reference capacitor without Schottky junctions. From 
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these measurements, we propose a methodology to extract the built-in potential (Фbi) and the 
SBH. 
Results and discussions 
Fig. 1a shows schematics of two G/n-Si diodes, D1 and D2, with varying GIS areas. Current 
density-voltage (J-V) characteristics of both diodes under dark condition are displayed in Fig. 
1b in a semi-logarithmic scale. In order to calculate the current density, the measured current is 
normalized to the G/Si Schottky area, which is marked with a dashed red line in Fig. 1c. Both 
diodes exhibit rectifying characteristics in the dark with rectification ratios up to 3.8 × 104 and 
2.94 × 104 for D1 and D2, respectively. The basic parameters of the diodes such as n, SBH and 
Rs are obtained from the forward J-V characteristics in dark condition using the Cheung 
method[31]. For D1 and D2, n of 2.08 and 2.3, SBH of 0.76 and 0.79 eV and 𝑅S of 24 and 14 kΩ 
have been extracted, respectively. Details of the calculation of the diode parameters are 
described in our previous work [27] (see Fig. S2 in supporting information therein). It should be 
noted that the extracted values of SBH slightly differ from the true SBH of the devices. This is 
because the theoretical value of the Richardson constant (A∗∗) for n-Si (112 Acm−2K−2) was 
considered in order to obtain the SBHs.[27] For standard Schottky junctions, where a three-
dimensional (3D) metal is in contact with Si, the Richardson constant is typically estimated by 
considering the velocity vector component of electrons normal to the barrier plane and with a 
kinetic energy greater than the barrier height. For 2D-graphene on silicon, the electron is locked-
up between a potential wall, on one side constituted by electron affinity of the graphene layer 
and, on the other side, by the silicon energy barrier. Trushin suggested that the current across 
the G/Si barrier can be estimated by considering the tails of electron wave functions pointing 
into the n-type silicon conduction band.[32] This motivates a much lower effective Richardson 
constant than that of 3D-metal/Si junctions. It is then clear from the expression for  the reverse 
saturation current of the thermionic emission model[33], that a lower Richardson constant results 
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in a slightly lower value of SBH. Thus, in order to obtain a value for SHB with high precision, 
the Richardson constant must be appointed with care. We have therefore performed C-V 
measurements to obtain SBH values of devices independent of the Richardson constant. 
 
Fig. 1: (a) Schematic of two different G/n-Si diodes, D1 and D2, including a Cr/Ni bulk contact. (b) J-V 
characteristics of D1 (black line) and D2 (red line) in the dark condition. (c) Scanning electron 
micrograph (SEM) of the devices with Schottky area marked by red dashed lines. Micrographs have 
been color enhanced for clarity. 
C-V measurements were performed on both devices under study (D1 and D2) and on a 
test structure (Dtest – see Fig. 2a) at 10 kHz AC-signal frequency. Dtest consists of a MIS and a 
GIS capacitor in a parallel (Fig. 2b). The structure is made of chromium/nickel (Cr/Ni) pad in 
contact with the graphene electrode, 20 nm thick SiO₂ as insulator and n-Si as semiconductor. 
As shown in Fig. 2a, the MIS bulk contact in Dtest is located on the top side of the Si chip, 
similar to D1 and D2. Fig. 2c displays the measured C-V characteristics of Dtest in comparison 
with a theoretical one for an ideal MIS capacitor. For an ideal MIS capacitor, the 
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oxide/semiconductor interface charges (Qit), the oxide charges (Qox), and the energy difference 
between the work function of the metal and n-type semiconductor (Qms) are all assumed to be 
zero. The theoretical C-V plot is calculated using ND = 2 × 1015 cm-3, tox = 20 nm, 𝜀ox = 3.9 and 𝜀S = 11.9, where ND is the doping concentration of the Si, tox is the thickness of the SiO2, 𝜀ox is 
the permittivity of the SiO2 and 𝜀S is the permittivity of the Si. The curves have been normalized 
for easier comparison in the voltage range from -4 V to 4 V. This allows extracting the flat-
band voltage (VFB) and threshold voltage (Vth - the voltage at which the inversion happens) for 
our non-ideal MIS+GIS structure. The procedure further provides information on the presence 
of imperfections such as trapped charges in the SiO₂ and/or at the Si/SiO₂ interface. As 
indicated in Fig. 2c (dashed line), VFB and Vth for an ideal MIS structure are 0 V and -0.6 V, 
respectively. We observed a 0.4 V positive shift for VFB and Vth of the test structure, which 
indicates the presence of trapped negative charges in the SiO2. The observed decrease in the 
capacitance values of the test structure when the semiconductor is in accumulation originates 
from the high series resistance due to the MIS bulk contact positioned on the top side of the Si 
chip and at a fairly long distance from the Si/SiO2 interface. 
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Fig. 2: (a) Schematic of the test capacitor (Dtest). (b) Cross section of the test device showing both MIS 
and GIS regions. (c) Small-signal C-V characteristics of Dtest (solid line) compared to a theoretically 
calculated C-V curve (dashed line) at a frequency of 10 kHz. 
Small-signal C−V characteristics of the devices under study (D1 and D2) in comparison 
with the test device are shown in Fig. 3a. Both D1 and D2 display similar C-V characteristics 
and can be modelled with an equivalent circuit model, containing a Schottky junction diode in 
parallel with the GIS and MIS capacitors (see inset of Fig. 3a). The capacitance due to the metal-
Si contact (bulk contact) is neglected as the contact is believed to be ohmic. For forward bias 
voltages (Vbias) above Фbi (calculated below), both diodes are in on-state and the depletion width 
in the Schottky junction is strongly reduced. Therefore, the Schottky junction capacitance is 
boosted, resulting in a strong increase in the measured capacitance. The decreasing capacitance 
in the range of -0.6 V to qФbi (compared to Fig. 3a) due to the growing depletion layer 
capacitance (Cdepletion) of the G/Si junction that overcomes the MIS+GIS capacitance. For Vbias 
< −0.6 V, the bias-independent capacitance shows that the MIS+GIS junction, which is now in 
deep inversion, dominates the Schottky diode. Therefore, Vth for both devices (D1 and D2) is 
around -0.6 V. 
Фbi, SBH and ND of the devices can be determined from the measured C-V data. 
Generally, the extracted SBH is expected to be equal to the SBH estimated from J-V 
measurements. The estimated value for ND should be in the same range as the doping density 
of the Si substrate used to fabricate the devices. The relation between C and Vbias can be 
expressed by Eq. 1 for a non-ideal Schottky diode with an ideality factor n and an interfacial 
oxide layer between the metal and the semiconductor [34]: 
%&' = )*[*,Ф./01234 506./78]:;8<= ,  (1) 
where	𝑞, 𝑇, and kB are the elementary charge, the absolute temperature and the Boltzmann 
constant, respectively. Hence, a linear graph is expected when plotting 1/C2 versus Vbias for a 
 7 
 
Schottky junction with a constant ND within the depletion layer. In addition, the SBH can be 
obtained using Eq. 2 [34]: 
𝑆𝐵𝐻 = 𝑞(Ф./* + H2I: + Ф* − 𝛥Ф),  (2) 
where 𝛥Ф is the effect of SBH lowering and Ф* is the potential difference between the conduction	band	and	Fermi	level of Si. Ф* can be estimated using Eq. 3 [33]: 
Ф* = 𝑘]𝑇𝑙𝑛 <`<=,  (3) 
where NC	is the effective density of the states in the conduction band of Si, which is equal to 
2.8 × 1019 cm−3. 
 
Fig. 3: (a) C-V characteristics of D1 (black) and D2 (red) compared to Dtest (green). Inset: Equivalent 
circuit model for the devices (D1 and D2). (b) 1/C2SK vs. Vbias of D1 (black) and D2 (red). The intercept 
of the plot with the Vbias-axis is equal to 𝑛(Ф𝑏𝑖 − 𝑘𝐵𝑇𝑞 ). 
Devices D1 and D2 feature combined G/Si, GIS and MIS structures. Thus, the 
contribution of the GIS and MIS capacitors must be deducted from the measured total 
capacitance in order to obtain the capacitance of the Schottky junction (G/Si). Afterwards, Фbi 
and ND can be extracted from the intercept on the Vbias -axis and the slope, respectively, of the 
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“1/C2 vs. Vbias” plot. Then, the SBH can be calculated using Eq. 2. To obtain the C-V 
characteristics of the Schottky junction, we assumed that the MIS and GIS capacitors of the 
present devices behave similar to that of the test structure. Therefore, the Schottky junction 
capacitance for D1 and D2 can be estimated with Eqs. 4 and 5: 
𝐶fg% = 𝐶hih% − jkj=lm8l × 𝐶olm8l ,  (4)	
𝐶fg) = 𝐶hih) − j'j=lm8l × 𝐶olm8l ,  (5) 
where 𝐶fg% (𝐶fg) ) is the Schottky junction capacitance of D1 (D2), 𝐴% (𝐴)) is the area of 
GIS+MIS area in device D1 (D2), 𝐴olm8l	is the total area of the test device, which is equal to the 
graphene area plus area of the metal electrode connected to graphene, and 𝐶olm8lis the measured 
capacitance of the test structure. 
Fig. 3b shows the “1/C2SK vs. Vbias” plots for both devices D1 and D2. It exhibits the 
linear characteristics expected for a Schottky junction. ND of Si as estimated from the slopes of 
the plots, is	2 × 1015 cm−3 and 2.7× 1015 cm−3 for D1 and D2, respectively. These values are 
within the range of the doping concentration specified for the Si wafer (between 2 × 1014 cm−3 
and 4 × 1015 cm−3). Using Eq. 3, we calculated Ф* = 0.24 V for D1 and Ф* = 0.23 V for D2. 
Moreover, Фbi values of 0.44 V for D1 and 0.47 V for D2 can be extracted from the intercept on 
the Vbias-axis in Fig. 3b. Eq. 2 then yields SBH values of 0.68 eV and 0.70 eV for D1 and D2, 
respectively. Finally, the corresponding ideality factors were determined from the J-V 
measurements. Here, we have neglected the SBH lowering effect (𝛥Ф) in our calculations since 
the reverse saturation current densities are almost constant in both diodes (see Fig.1c). It should 
be noted that the SBHs determined from the C-V measurements are about 0.1 eV less than those 
extracted from the J-V measurements. We attribute this small difference to the literature value 
of the A** (112 Acm−2K−2) considered when calculating the SBHs from the J-V measurements. 
As pointed out earlier, the A** for G/Si junctions are expected to be smaller than the theoretical 
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value considered and that will result in a smaller SBH. We therefore believe that this small 
difference between the SBHs extracted from I-V and C-V measurements would vanish when 
using the correct value of A**, which is not known at the moment.  
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Conclusions 
C-V measurements were performed on G/Si Schottky diodes with inherent parallel GIS and 
MIS capacitors. We introduced a method for precisely evaluating the C-V characteristics of 
these structures. The method provides an alternative way of determining the Schottky barrier 
height and can be used to crosscheck the consistency of values obtained from analyses of 
measured I-V data, which may be prone to errors because of an unclear exact value of the 
Richardson constant. 
Methods 
Device Fabrication: A phosphorus-doped Si wafer with a resistivity of 1 to 20 Ω.cm was used 
as the initial substrate. Then, 20 nm SiO2 has been grown on the Si surface using a thermal 
oxidation process and the wafer has been diced into 20×20 mm2 chips. The n-Si substrate has 
then been partially exposed by etching the SiO2 layer using buffered oxide etchant (BOE) after 
a first UV-photolithography step. This step has not been performed for the fabrication of the 
test structures. Afterwards, metal electrodes have been formed through a second 
photolithography step, followed by the deposition of (15/85 nm) chromium (Cr)/nickel (Ni) and 
a liftoff process. Large-area graphene has been grown on a copper (Cu) foil in a Moorfield 
NanoCVD rapid thermal processing tool using the chemical vapor deposition (CVD) 
method.[35] A polymer-supported wet chemical etching transfer technique has been used to 
transfer graphene films onto the pre-patterned substrates immediately after native oxide etching 
in BOE to ensure a pure G/Si Schottky junction for the diodes.[36] During transfer, the graphene 
on Cu foil has been spin-coated with Poly methyl methacrylate (PMMA) and baked for 5 
minutes at 85°C. After cutting it into ~ 7 mm2 pieces, Iron (III) chloride (FeCl3) has been used 
to etch the Cu foil and the polymer-supported graphene films have been rinsed in HCL followed 
by DI-water. Then, the chips have been baked on a hotplate for 35 min at 180°C, followed by 
removal of the PMMA layer in hot acetone (55°C) for one hour. Afterwards, they have been 
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cleaned with isopropanol and dried with nitrogen. Finally, graphene has been patterned through 
a last photolithography step, followed by etching of graphene in oxygen plasma.  
Electrical Characterization: I-V measurements have been performed on the diodes using a 
Karl Süss probe station connected to a Keithley semiconductor analyzer (SCS4200) under 
ambient condition. The voltage has been swept from 0 to +2 V for forward (VF) and from 0 to 
-2V for reverse (VR) biasing, for all the diodes. C-V measurements have been carried out using 
the same probe station connected to an HP Impedance Analyzer (HP 4294A). The 
measurements have been performed using a small AC signal amplitude of 25 mV at 10 kHz 
frequency superimposed to a DC bias voltage, which was swept from −4 V to 4 V. The parallel 
circuit model (conductance in parallel with capacitance) has been used for the measurements. 
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